A physics-based multi-cell electro-thermal equivalent circuit model is described which is applied to the large-signal microwave characterization of AlGaAs/GaAs HBTs. This highly efficient model, which incorporates a new multi-finger electro-thermal model, has been used to perform DC, small-signal and load-pull characterization and investigate parameter-spreads due to fabrication process variations. An enhanced Newton algorithm is presented for solving the non-linear system of equations for the model and associated circuit simulator, which allows a faster and more robust solution than contemporary quasi-Newton non-linear schemes.
INTRODUCTION
Heterojunction bipolar transistors have demonstrated high power output densities at microwave frequencies and are increasingly being utilized for large-signal applications such as power amplifiers, oscillators and mixers [1, 2, 3] . The design of these circuits is challenging because of their non-linear behaviour and accurate large-signal models are required to expedite this process. In the case of HBTs, the high power densities associated with these devices can lead to significant operating temperatures when the transistor is used in large-signal applications. Although the temperature sensitivity of transistor parameters is significant for all types of power transistor it is particularly important for the HBT with its high associated power densities, relatively poor thermal conductivity and strong dependence of junction behaviour on temperature. This means that it is essential to characterise the large-signal model of the HBT as a function of operating and ambient temperatures in order to obtain an accurate model for CAD.
Finally, there are a number of advantages in relating the operation of the device to the structure and transport properties of the transistor. In particular, this allows the design of the device to be optimized for a particular application and the model can be used to predict the parameter spreads for a particular including notable examples of physics-based model and modified SPICE bipolar transistor models [10] .
However, few of these have accounted for the process-dependent nature of the transistor and require extensive microwave and DC data to extract the element values. In other cases the complexity of the model leads to difficulties in obtaining fully converged solutions from the non-linear solver and additional convergence problems when used in association with harmonic-balance algorithms.
Ebers-Moll representations have been produced for microwave HBT's ( [11, 12] are good examples), but they are usually empirical in nature and are again difficult to relate to device structure and material parameters. The Gummel-Poon model, which is essentially a charge-control model, provides a superior representation in terms of the physical operation compared with the basic Ebers-Moll model, remaining valid in the high injection regime and including recombination effects present in the space-charge regions. However, the basic Gummel-Poon model it is not directly applicable to HBTs, because the base current in HBTs is dominated by surface or junction space charge region (SCR) recombination, rather than hole injection from the base into the emitter as in BJTs. Furthermore, the base current at low current densities is mainly due to surface recombination [13, 14] . The temperature dependence of the equivalent circuit element values suggests that the base current at high current densities is largely attributable to SCR recombination. A consequence of this is that the ideality factor of base current is always higher than the ideality factor of the collector current. This results in two regions of increasing current gain in the HBT, defined by the component of base current that is dominant in each region (surface or bulk recombination). This contrasts with the classical Gummel-Poon model, where the current gain increases initially, flattens and then decreases with increasing V BE .
On the basis of investigations performed using two-dimensional numerical models it was found appropriate during the development of the model described here to neglect hole injection into the emitter from the base; recombination through deep levels in the base-emitter space-charge region; hole injection into the collector from the base; and recombination through deep levels in the base-collector space charge region. Emitter crowding is negligible in HBT's, unlike the situation in BJTs. These results in a useful simplification of the model without compromising the accuracy from the point of view of microwave 4 CAD.
The electrical equivalent circuit model of one emitter `cell' of an HBT, developed during this work is shown in Figure 3 , and can be considered in terms of forward and reverse current components. This diagram shows the six ideal diodes which describe the behaviour of the transistor junctions. The forward and reverse base current has two components -the SCR recombination (described by I SE , N E and I SC , N C for D BEO and D BCO respectively) and the surface recombination (described by I SES , N ES and The saturation currents and ideality factors associated with the ideal diodes which model the junctions are very sensitive to processing conditions and have proven difficult to unambiguously extract from physical models, although recently reported results indicate that such an extraction is feasible [15] .
Forward and reverse Gummel plots (log(I)/V) [16] are used to determine the diode parameters, shown in Table 1 . The temperature of the transistor must be accurately determined and maintained during the duration of the measurement (saturation currents change by approximately 21% per K). If accurate temperature measurement is not possible, the average device temperature T can be estimated by assuming an idealised exponential characteristic for the base-collector junction (where N R is assumed to be unity), when the device is operating in the reverse mode (exp(V BC /V T )). The average device temperature can be 5 extracted from the reverse characteristics using T = q k V BC
ln( I E )
. A constant device temperature can be achieved using pulse-measurement capability to avoid self-heating, with the device held in a temperature stabilized environment (such as a temperature controlled oven or probe-station stage). The saturation current I S can be obtained by determining the intercept of the log(I) axis, corresponding to V B =0V and the ideality factor N is determined from the gradient of the collector current characteristic using N = 1/(gradient.ln (10) .V T ) . A typical measured forward Gummel plot of an AlGaAs/GaAs HBT is shown in Figure 4 . The deviation in I C at low current levels is due to limited sensitivity in the measurement system. At high current levels the characteristics bend principally as a consequence of voltage dropped across the base and emitter resistances. One of the difficulties encountered in extracting the saturation currents and ideality factors from measured data is the sensitivity to the `choice' of line used to approximate the characteristic if a manual estimation is made by simple inspection. A superior method of determining these values is to use singular value decomposition (SVD) in association with a least squares fit. The SVD method of extracting HBT parameters was used by Hafizi et al [14] , who developed an iterative least squares fitting technique to extract the transistor diode and current gain parameters. A singular value decomposition (SVD) matrix factorization technique [14, 17] , is used in this work. This approach ensures that linear dependence among the basis functions and limited machine and data accuracy have a minimal adverse effect on the quality of fit achieved. The problem of bending in the Gummel plots at high current levels and the associated problem of obtaining a suitable linear approximation to find I S and N F , can be overcome by plotting log(β) against log(I c ) [18] . The use of log(I c ) as the independent variable corresponds with the use of the intrinsic base-emitter voltage V BE , because the high doping in the base of HBT's eliminates high injection effects. The parameters I SE, N E , I SES and N ES can be obtained using the log(β)/ log(I c ) characteristics as described in [10, 18] . Again the SVD least squares algorithm is preferred here to minimise errors. The quality of fit to measured data is shown in Figure 4 and the associated parameters for a typical power HBT are shown in where T is the temperature in Kelvin. T S and I S0 are constants which define the temperature dependence of the saturation current. The values of T S and I S0 are extracted from plots of log(saturation current) against 1/T, by fitting a straight line to measured data. The temperature coefficients of the saturation currents are also be extracted using the SVD least-squares fitting algorithm, when more than two sets of data points are available. In the case of temperature dependent ideality factors, the ideality factor is approximated using a temperature dependence as follows:
Here, the ideality factor N S is referenced to T=0 K. The temperature coefficient of the saturation current and ideality factors require data taken from at least 3 different die temperatures. This can be obtained from measured data or extracted using thermal simulations of the type described later in this paper.
The current sources in the model represent the four processes of base transport, collection of injected electrons, base-collector avalanche breakdown and base-emitter zener breakdown. The recombination processes in the base are modelled using time-dependent electron collection current sources i CC and i EE (Table 1) . A fraction α T of the injected electron current I F is collected by the collector (the parameter α T is the base transport factor, which in an ideal device with no recombination would be unity). The model ( Table 1 ).
Velocity overshoot can have a significant effect on the transport of carriers in HBTs and plays a significant role in the base-collector space-charge region [10, 12, 19] . An approach similar to that of
Grossman et al [10] has been adopted here, where the current i CC in the base-collector space-charge region is calculated using a simplified two-section velocity profile. respectively for n-type GaAs). The current i EE is evaluated in a similar manner to i CC .
The bulk ohmic resistances R BExt , R CExt , R EExt , vertical contact resistance R Econt , lateral contact resistances R Bcont , R Ccont , and spreading resistance spreading resistances R BB , R CC , and the resistance of the undepleted collector region R Cundep , are defined using the established physical descriptions (see for example [10, 20, 21] ). The model is simplified by neglecting the vertical base contact resistance, intrinsic vertical bulk ohmic base resistance, and the intrinsic emitter vertical resistance, which assume very small values in practice compared with the other associated resistances.
The capacitances associated with HBTs have been modelled using well known physical depletion region approximations and space-charge region charge-storage relationships described in [10, 20, 21] , taking full account of the graded heterojunction at the emitter (C BE and C BEs ). The base-collector junction in most
HBTs is an abrupt homojunction, consisting of the highly doped base and lightly doped collector regions, Figure 4 . The lightly doped collector region interfaces with the highly doped collector contact layer. The base-collector depletion capacitance model represents the two regimes when the base-collector depletion layer is contained within the lightly doped collector and when the depletion layer extends into the highly doped contact layer (as in [10] ). This capacitance C BC is also attributed to both the intrinsic and extrinsic base regions (using the established X dependency). Hole storage in the emitter was assumed to be negligible in HBTs and the associated capacitance was omitted from the model. Charge-storage in the base-emitter space-charge region can be significant at low current levels and empirical relationship of Grossman [10] was used to describe the associated capacitance C BEs .
It is very important to distinguish clearly between the equivalent circuit element values corresponding to variations with DC bias (and varying temperature due to self-heating) and those corresponding to 8 changes in the instantaneous values of voltages and currents occurring at a faster rate than the thermal time constant τ TH (that is at a constant temperature). The former correspond to the change in small-signal element value as a function of bias and temperature, whereas the latter correspond to the instantaneous large-signal microwave values (where f>>1/ 2πτ TH -that is above 1MHz for power devices). The latter parameters are evaluated at a constant temperature corresponding to the temperature at the DC bias point.
The simulator described here has been developed to model structures with multiple emitter, base and collector contacts, as depicted in Figure 1 , and can handle any configuration. The simulation divides the structure in to a number of basic `cells' containing usually one or two emitter fingers. Each emitter finger `cell' is treated as a separate heat source, which determines the local temperature (for the immediately Table 2 .
Self-heating generally has a more pronounced effect in GaAs/AlGaAs HBT's than in silicon BJT's because of the lower thermal conductivity of GaAs. Heat dissipation can be largely attributed to line sources and has a time constant τ TH , typically in the region of a microsecond. A new model has been developed by the author to model the thermal properties of multi-cell HBTs. Liou et al [22, 23] have
shown that the variation in temperature between individual cells in HBTs can be significant and will eventually lead to thermal runaway and thermally triggered collapse of the collector current. The collapse of the collector current at high power densities occurs because of the negative temperature coefficient of the collector current and base-emitter voltage at constant base current. Liou's analysis is based on large-scale numerical solution of the thermal problem. This reveals very interesting and useful data, but is too slow for CAD and everyday usage. A thermal equivalent circuit-based approach was described by
Baureis [24] who developed a multi-cell thermal model based on transforming measured inter-emitter temperature measurements to a thermal equivalent circuit with the interaction between each emitter described by thermal resistances coupling each emitter. In this way each emitter is considered as a thermal source interacting with every other emitter stripe.
The multi-cell thermal analysis in this work is based on new thermal resistance matrix scheme. This can be understood by considering the two forms of thermal equivalent circuit for of a three emitter finger HBT shown in Figure 5 . It is possible to analyse a specific design of HBT using the type of equivalent circuit shown in Figure 5 (a) (as in [24] ), which is easy to interpret, but difficult to associate directly with a generalised characterization technique (this approach is closer to the idea of a thermal conductance matrix) and becomes increasingly topologically complex with increasing numbers of emitter fingers.
However, a more generalised and flexible analysis can be based on the model shown in Figure 5 (b), which can immediately be associated with the concept of a thermal resistance matrix. This is conceptually slightly harder to visualise at first inspection as the elements do not correspond directly with equivalent circuit resistances of Figure 5 (a), but are readily extracted from measured or simulated data, and the model is very easy to expand to devices with large numbers of emitter fingers. In fact, as we will see, the coupled thermal equivalent circuit resistances in Figure 5 The thermal resistances at a given average die temperature can be determined for test structures where individual emitter fingers are electrically isolated from adjacent fingers. The finger n is biased at an appropriate level, dissipating power P n , and the temperatures of all the other unbiased fingers x are measured. In this way the thermal resistance matrix is calculated using R nn = (T n -T 0 )/P n and R xn = (T x -T 0 )/P n where P 0 ...P n-1 , P n+1 ..P N = 0. This process is repeated N/2 times for an N finger transistor (symmetry), requiring N/2 test structures with electrically isolated fingers and can be carried out experimentally, using fabricated test structures (for example as part of process monitor area of the wafer)
or by utilizing a three-dimensional thermal analysis simulator.
A three-dimensional thermal analysis simulation, HeatWave, was written to calculate the thermal resistance matrix using the highly efficient technique described in [22, 23, 25] . The heat flow equation
.κ(T)T=0 is solved for a three-dimensional temperature distribution using the method of Liou [22] and Gao et al [25] , utilizing the Kirchhoff transform for temperature dependent conductivity, to yield the temperature distribution close to the surface (in the active region of the transistor). This method uses a double Fourier expansion method to speed up the solution. The heatsink is assumed to be attached to the bottom of the substrate (at T = T mount ), whilst all other surfaces except the heat sources (region below the emitter fingers) are assumed to be adiabatic. The model accounts for the heat-shunt effect of an airbridge.
The test structures with isolated emitter stripes, described above, are simulated for the actual die size, for a given die mounting temperature. The matrix for a power HBT with 16 emitter fingers requires 16 separate thermal simulations, but can typically be extracted in 30 minutes on a personal computer, yielding a typical accuracy of better than 5% (when compared with results obtained from infrared measurement). A typical thermal resistance matrix for an eight finger HBT (with emitter fingers grouped two per cell) obtained using this approach is shown in Table 3 . This approach avoids the need to perform an experimental temperature characterization of each design. The same simulator has been used to validate the thermal aspects of the electro-thermal model by comparing the temperature distribution of the full simulated device with measured infrared data. A typical surface temperature distribution for an eight cell device with two closely spaced emitter fingers per cell (16 emitter fingers in total) is shown in Figure 6 . Note that it is not possible to distinguish the temperature of individual emitter fingers in each cell because of their close proximity, although there is significant variation in temperature between cells (simulated at V CE = 4V I C = 0.25 A, below current collapse or thermal runaway). The 3D simulator
HeatWave utilized over 13,300 mesh points on the surface of the device to obtain these results, achieving very good agreement with measured IR data, shown in Figure 7 (note that the IR measurements have a resolution of 1.7 C).
The electro-thermal utilizes the thermal resistance matrix in conjunction with equations (4) and (5) to calculate the distributed temperatures, which are then used in self-consistent fashion with the physics-based electrical model to determine the instantaneous terminal currents and voltages. The thermal time constant τ TH of the device is simulated using a simplified combination R TH C TH where R TH is the net thermal resistance of the device . In this work the thermal time constant was measured for sample dies, for a given average die temperature (typical values were found to lie in the range 0.1 to 50 μs). The thermal resistance (and the thermal resistance matrix element values) is a function of temperature and is approximated using,
The rate of change of the thermal resistance with temperature was taken as 5W -1 in this work.
Numerical Solution
The HBT non-linear equivalent circuit model is analysed using a non-linear nodal analysis routine, Note that a relaxation factor γ multiplies the vector δV in this scheme. This is essential to ensure convergence using the linearized admittance matrix in this non-linear scheme. An adaptive system is used to select the optimum value of γ, based on the rate of convergence and the requirement,
The use of modified Newton schemes is discussed in detail in [26] . A particularly effective algorithm for selecting the relaxation factor γ was developed during this work and takes the form:
where V max is the maximum of the nodal voltages at that iteration and ξ max is the maximum error at that iteration (δV max ). This algorithm allows stable convergence rates of up to 100 times faster than when using conventional means of determining the relaxation parameter [26] .
This solution scheme involves the development of several large and complex matrices. The extraction of the Jacobian is particularly involved because of the inter-dependency of the current sources on several of the nodal voltages. However, once the scheme was coded it has proven to be robust and normally requires between 4 and 30 iterations to achieve convergence to 0.1 μV at every node in the model (ie:
typically 10 -5 %).
The full electro-thermal model can be solved for the system:
This system of equations is solved for V and T using an adaptive relaxation factor similar to (13) . In practice the efficiency and convergence properties were found to be improved by solving the temperature dependence and thermal equations as a separate iterative loop (containing the above electrical solution)
rather than performing a full non-linear matrix solution. This approach is particularly expedient since the temperature solution is well behaved over most of the operating region of the device and convergence of the outer temperature loop occurs normally within 2 to 3 iterations (except during thermal runaway or current collapse when it may require up to 10 iterations).
DC Simulation Results
The 
Small-Signal Equivalent Circuit Model and S Parameters
A small-signal equivalent circuit model is established by replacing the ideal diodes in the large-signal model with incremental resistances based on determining the small-signal incremental resistance of the diode at the bias-point,
This leads to a small-signal circuit model of the form shown in Figure 8 , which can be evaluated in the frequency domain. The resistances and capacitances of this model are obtained from the physical bias-dependent relationships. Steady-state small-signal CW operation is assumed in this model and the time-independent thermal model is utilized here.
The S parameters of an HBT are calculated using the bias-dependent small-signal equivalent circuit model. A DC simulation is performed to calculate the temperature of the device and establish the DC currents and voltages for the model. The bias-dependent element values are calculated to provide the data for the small-signal equivalent circuit model. The equivalent circuit model is analysed to extract the nodal admittance matrix using a generalised algorithm. The admittance matrix is calculated at each frequency and then reduced to a 22 matrix using a pivotal condensation technique. The two-port admittance matrix is then converted in to a two-port S parameter matrix. This approach leads to a faster solution for small-signal parameters than the alternative time-domain simulation with the large-signal model.
It should be noted that the S parameters are a function of bias-point and ambient temperature. The comparison of a typical set of measured and simulated S parameter data is shown in Figure 9 for I C = 40 mA and V CE = 3V. The transistors were measured using coplanar on-wafer probes with a HP8510C network analyzer, calibrated using LRM and an impedance standard substrate. It is also possible using this model to extract S parameters over the entire DC operating range for a constant given ambient temperature and requires only a matter of seconds on a workstation. This scenario corresponds to data extracted using pulse-S-parameter methods and could be utilized in conjunction with other large-signal design methods.
Large-Signal Simulation
Large-signal simulation is performed using a harmonic-balance scheme, which allows the harmonic performance of Class A, AB and B HBT amplifiers to be assessed. Steady-state CW operation is assumed, utilizing the time-independent thermal model in conjunction with the large-signal model of Figure 3 . The harmonic-balance scheme is based on a secant-solver algorithm, which is computationally more efficient than traditional Jacobian schemes for small workstations and personal computers. The input and output load reflection coefficients are specified and the bias point is chosen by the user for a given die-mounting temperature. The simulator then performs a DC simulation to establish the initial bias and thermal conditions under small-signal conditions. This is followed by a number of simulations at varying power levels, starting at small signal conditions, where the power level at the input is steadily increased in steps until power saturation occurs at the output. The DC bias and temperature distribution are re-evaluated at each new increasing input signal level, modifying the DC nodal voltages, microwave performance and the temperature as the transistor operates in an increasingly non-linear fashion. The harmonic-balance scheme tests for convergence by checking the time-domain voltage waveforms at the input and output for convergence over a number of iterations and testing for the RMS error (with a minimum of 10 μV accuracy normally available). This is carried out in conjunction with a test for convergence in the input and output reflection coefficients to within an error of 0.02.
The large-signal performance of a 16320 μm emitter AlGaAs/GaAs HBT operating at 900 MHz as a Class AB amplifier is shown in Figure 10 (tuned for maximum output power), with simulated and measured data I C = 40 mA , V CE = 4.2V, T mount = 60C. When T mount was varied from 40C to 90C the small-signal gain decreased by 1.5 dB and the P 1dB decreased by 1.8 dBm (measured and simulated data tracked closely). The load-pull characteristics for a larger 32320 μm emitter device are shown in Figure 11 , illustrating the output power and power-added efficiency at the 1dB compression point I C = 35 mA , V CE = 4.2V, T mount = 50C. The agreement between measured and simulated data is good, with deviations in the region of 1dB and 5% PAE over the range of impedance investigated.
Modelling Parameter Spreads
Physical and physics-based models allow device and circuit parameter spreads due to variations in processing and wafer growth to be evaluated. The model described here has been used to investigate the impact of variation in the thickness and doping levels of the emitter, base and collector layers of the device. Figure 12 shows the variation in amplifier gain for a 0.5 W 900 MHz HBT amplifier design as a function of base layer thickness. It is interesting to note that for an expected layer thickness of 0.1 μm, the corresponding measured gain was 21.4 dB for the specified load and source reflection coefficients (at a mounting temperature of 40C). The model predicts a gain of 21.1 dB for this base thickness, with a spread in gain of 2 dB as the thickness was varied from 0.05 to 0.2 microns. This model allows designers to rapidly evaluate the spread in microwave and DC parameters as a function of geometry and layer specification, and is thus particularly suited to process-oriented design.
Conclusions
A comprehensive electro-thermal model has been described which incorporates a physics-based equivalent circuit model and a new multi-finger thermal model. A thermal resistance matrix method has been described which allows the rapid evaluation of the temperature distribution across the emitter fingers. The model has been validated for a variety of power HBT structures and has demonstrated good agreement for DC, small-and large-signal operation over a variety of operating conditions and die temperatures. This model is well suited to process-oriented CAD. Table 1 Functional forms and typical parameter values for diodes and current sources for the physics-based model of a 16320 micron (16 emitter finger) transistor. Table 2 Functional forms and typical parameter values for capacitances and resistances for the physics-based model of a 16320 micron (16 emitter finger) transistor. Table 3 Thermal resistance matrix for an eight finger 8320 micron AlGaAs/GaAs HBT, (emitter fingers are grouped on cells of two fingers), calculated using the HeatWave three-dimensional thermal simulator. Forward and reverse Gummel Plots for an AlGaAs/GaAs HBT showing measured and fitted data (SVD algorithms and a six diode model were used to obtain a high quality fit). Lateral contact resistances. NB: L is the contact length (in the plane of the cross-section in Fig.1) , W is the width.
R S sheet resistance of layer, G C contact conduct./ unit area. 
